The PCI Express (PCIe) interface is the critical backbone that moves data at high bandwidth and low latency between various compute nodes such as CPUs, GPUs, FPGAs, and workload-specific accelerators. With the torrid rise in bandwidth demands of advanced workloads such as AI/ML training, PCIe 6.0 jumps signaling to 64 GT/s with some of the biggest changes yet in the standard.
Download this white paper to review:
• Evolution of the PCI Express Standard
• New innovations incorporated in PCI Express 6.0
• Solutions for PCI Express 6.0 Interfaces
Click here to read more.
More from Semiconductor Engineering
Simulation-Based Fault Analysis for Resilient System-On-Chip Design
Source Node: 1505393
Time Stamp: Nov 12, 2021
Uniform Spin Qubit Devices with Tunable Coupling in an All-Silicon 300 mm Integrated Process
Source Node: 1275993
Time Stamp: Oct 26, 2021
Improving DRAM Performance, Security, and Reliability by Understanding and Exploiting DRAM Timing Parameter Margins
Source Node: 1530866
Time Stamp: Nov 14, 2021
Veloce Coverage App And Veloce Assertion App Deliver Unified Coverage Methodology
Source Node: 1594596
Time Stamp: Jan 26, 2022
Advanced Modeling In FTIR Offers New Applications For HVM
Source Node: 1456583
Time Stamp: Nov 9, 2021
Hardware-Enabled Security: Container Platform Security Prototype
Source Node: 1860842
Time Stamp: Aug 5, 2021
HECTOR-V: A Heterogeneous CPU Architecture for a Secure RISC-V Execution Environment
Source Node: 1465801
Time Stamp: Nov 9, 2021