The PCI Express (PCIe) interface is the critical backbone that moves data at high bandwidth and low latency between various compute nodes such as CPUs, GPUs, FPGAs, and workload-specific accelerators. With the torrid rise in bandwidth demands of advanced workloads such as AI/ML training, PCIe 6.0 jumps signaling to 64 GT/s with some of the biggest changes yet in the standard.
Download this white paper to review:
• Evolution of the PCI Express Standard
• New innovations incorporated in PCI Express 6.0
• Solutions for PCI Express 6.0 Interfaces
Click here to read more.
More from Semiconductor Engineering
Substitutional synthesis of sub-nanometer InGaN/GaN quantum wells with high indium content
Source Node: 1388465
Time Stamp: Nov 3, 2021
High-Quality Test And Embedded Analytics For Secure Applications
Source Node: 1882764
Time Stamp: Jan 11, 2022
Fabrication of GaN/Diamond Heterointerface and Interfacial Chemical Bonding State for Highly Efficient Device Design
Source Node: 1882737
Time Stamp: Jan 10, 2022
Deep Dive Into Hardware Security Verification At This Year’s Osmosis User Group
Source Node: 1878267
Time Stamp: Oct 19, 2021
Electro-optic spatial light modulator from an engineered organic layer
Source Node: 1883711
Time Stamp: Jan 27, 2022