Overlay is becoming a significant problem in the manufacturing of semiconductors, especially in the world of advanced packaging substrates — think panels — the larger the area, the greater the potential for distortion due to warpage. Solving this issue requires more accurate models, better communication through feed forward/feed back throughout the flow, and real-time analytics that are baked into the process. Keith Best, director of product marketing for lithography at Onto Innovation, talks about the intricacies of overlay, the pros and cons of glass substrates, and what’s needed for high-volume manufacturing.
[embedded content]
- SEO Powered Content & PR Distribution. Get Amplified Today.
- PlatoData.Network Vertical Generative Ai. Empower Yourself. Access Here.
- PlatoAiStream. Web3 Intelligence. Knowledge Amplified. Access Here.
- PlatoESG. Carbon, CleanTech, Energy, Environment, Solar, Waste Management. Access Here.
- PlatoHealth. Biotech and Clinical Trials Intelligence. Access Here.
- Source: https://semiengineering.com/overlay-optimization-in-advanced-ic-substrates/
- :is
- 27
- 6
- 66
- 80
- a
- About
- accurate
- advanced
- All
- All Posts
- alternative
- analytics
- and
- ARE
- AREA
- At
- back
- baked
- becoming
- BEST
- Better
- chief
- Communication
- Cons
- content
- Director
- distortion
- due
- editor
- embedded
- Engineering
- especially
- flow
- For
- glass
- greater
- HTTPS
- in
- Innovation
- into
- intricacies
- issue
- jpg
- keith
- larger
- manufacturing
- Marketing
- models
- more
- needed
- of
- onto
- optimization
- packaging
- panels
- plato
- Plato Data Intelligence
- PlatoData
- Posts
- potential
- Problem
- process
- Product
- PROS
- real-time
- requires
- semiconductor
- Semiconductors
- significant
- Solving
- Talks
- text
- that
- The
- The Area
- the world
- Think
- this
- Through
- throughout
- thumbnail
- to
- world
- youtube
- zephyrnet
More from Semi Engineering
Physical Removal Attack On LiDAR Sensors And Mitigation Strategies
Source Node: 2229032
Time Stamp: Aug 22, 2023
Distributing RTL Simulation Across Thousands Of Cores On 4 IPU Sockets (EPFL)
Source Node: 2568607
Time Stamp: May 2, 2024
ESD Alliance And SEMI Efforts To Combat Design Automation Software Piracy
Source Node: 2524141
Time Stamp: Mar 21, 2024
China Chip Industry Startup Funding Annual Report & Analysis: 2022
Source Node: 2023664
Time Stamp: Mar 21, 2023