Overlay Optimization In Advanced IC Substrates

Overlay Optimization In Advanced IC Substrates

Source Node: 2561655

Overlay is becoming a significant problem in the manufacturing of semiconductors, especially in the world of advanced packaging substrates — think panels — the larger the area, the greater the potential for distortion due to warpage. Solving this issue requires more accurate models, better communication through feed forward/feed back throughout the flow, and real-time analytics that are baked into the process. Keith Best, director of product marketing for lithography at Onto Innovation, talks about the intricacies of overlay, the pros and cons of glass substrates, and what’s needed for high-volume manufacturing.

[embedded content]

Alternative Text

Ed Sperling

  (all posts)

Ed Sperling is the editor in chief of Semiconductor Engineering.

Time Stamp:

More from Semi Engineering