Increasing complexity at advanced nodes makes it much harder to locate defects and latent defects because there is more surface area to cover and much less space between the various components in a leading-edge chip design. Ron Press, technology enablement director at Siemens Digital Industries Software, talks about why it’s so important to predict where defects are most likely to occur in these designs, and how to optimize test patterns to be able to quickly target those areas with tests.
Ed Sperling
(all posts)
Ed Sperling is the editor in chief of Semiconductor Engineering.
Source: https://semiengineering.com/total-critical-area-for-optimizing-test-patterns/
More from Semiconductor Engineering
An FPGA-Based ECU for Remote Reconfiguration in Automotive Systems
Source Node: 1548667
Time Stamp: Nov 15, 2021
Improving DRAM Performance, Security, and Reliability by Understanding and Exploiting DRAM Timing Parameter Margins
Source Node: 1530866
Time Stamp: Nov 14, 2021
Advanced Modeling In FTIR Offers New Applications For HVM
Source Node: 1456583
Time Stamp: Nov 9, 2021
Uniform Spin Qubit Devices with Tunable Coupling in an All-Silicon 300 mm Integrated Process
Source Node: 1275993
Time Stamp: Oct 26, 2021
Extremely Large Exposure Field w/Fine Resolution Lithography Tech To Enable Next-Gen Panel Level Advanced Packaging
Source Node: 1005687
Time Stamp: Aug 5, 2021
SuperGrid Institute Responds to Energy and Climate Demands
Source Node: 1581754
Time Stamp: Jan 13, 2022